Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Transition faults are faults located at precise pins. The atpg engine will choose whatever convenient path to cover the transition fault(s) to be tested, often the shortest path.
For Path delay faults, each fault is described as a list of pins where the transition from the launch point to the capture point is described.That forces the ATPG to use that path. You often get this paths from the STA team.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
