Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Kintex & FPGA signal integrity for SERDES Signal

Status
Not open for further replies.

chamarnadh

Member level 1
Joined
Nov 13, 2008
Messages
36
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
HYDERABAD,INDIA
Activity points
1,544
Hi,

We are using the Kintex 7 family and device XC7K410T-FFG900 in one of our design.

While performing the signal integrity for the SERDES signals and while assigning the IBIS model in Hyperlynx, we are getting the following error. Please find the attached snap shot.

And the pins in the IBIS model and in our schematic symbol are not matching.

Could any one help on this?

Thanks and Regards
Amarnadh
 

Attachments

  • Ibis model error-2_SERDES.jpg
    Ibis model error-2_SERDES.jpg
    241.2 KB · Views: 182

I'd guess you are using the IBIS file for the wrong package or wrong part number.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top