+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Member level 3
    Points: 646, Level: 5

    Join Date
    Mar 2017
    Posts
    55
    Helped
    1 / 1
    Points
    646
    Level
    5

    MOS capacitor when Vgs is -ve

    I have a question on what happens to MOS capacitance Cgs+Cgd, when Vgs goes negative in the NMOS shown. I see that when Vgs goes negative, the channel is full of holes because of p- substrate, which means we see the Cox capacitance (without any other capacitance in series), but I am not sure if this is between Cgs (or Cgd) or Cgb. My intuition says it's between Cgb, but if that's the case, then there is no capacitance between Cgs (or Cgd), ignoring the overlap capacitance.
    Attached the figure

    Click image for larger version. 

Name:	mos_cap_negative.JPG 
Views:	8 
Size:	56.2 KB 
ID:	151053

    Thanks in advance

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 39,152, Level: 48

    Join Date
    Mar 2008
    Location
    USA
    Posts
    6,329
    Helped
    1843 / 1843
    Points
    39,152
    Level
    48

    Re: MOS capacitor when Vgs is -ve

    Get a C-V curve of the capacitor species in question.
    There will be a "null" at the depletion range, higher in
    both accumulation and inversion ranges. "How negative"
    matters, as does whether it's N or P type and how high
    the body (& gate) doping.



    •   AltAdvertisement

        
       

  3. #3
    Member level 3
    Points: 646, Level: 5

    Join Date
    Mar 2017
    Posts
    55
    Helped
    1 / 1
    Points
    646
    Level
    5

    Re: MOS capacitor when Vgs is -ve

    Quote Originally Posted by dick_freebird View Post
    Get a C-V curve of the capacitor species in question.
    There will be a "null" at the depletion range, higher in
    both accumulation and inversion ranges. "How negative"
    matters, as does whether it's N or P type and how high
    the body (& gate) doping.
    Thanks for the reply. My question is more generic. Is the capacitance formed between gate and bulk or is it formed between gate & source/drain when Vgs is negative?



    •   AltAdvertisement

        
       

  4. #4
    Advanced Member level 5
    Points: 39,152, Level: 48

    Join Date
    Mar 2008
    Location
    USA
    Posts
    6,329
    Helped
    1843 / 1843
    Points
    39,152
    Level
    48

    Re: MOS capacitor when Vgs is -ve

    Again, this varies with -how- negative.

    Depletion region capacitance is lowest because the Tox
    capacitance lies in series with the depletion capacitance
    below the gate, to the body.

    Accumulation capacitance is to the body (enhanced) by
    way of the body contact.

    Inversion capacitance is to the S/D terminals via the
    channel charge sheet.

    Negative for NMOS, negative for PMOS, put you in two
    different regions (accumulation for NMOS, inversion for
    PMOS).



  5. #5
    Member level 3
    Points: 646, Level: 5

    Join Date
    Mar 2017
    Posts
    55
    Helped
    1 / 1
    Points
    646
    Level
    5

    Re: MOS capacitor when Vgs is -ve

    Hi,

    Thanks for the reply. In the case of accumulation region (shown in the diagram before), though there is a channel (of holes), S/D are n+ type so they are void of holes and have electrons, I still don't get how you could have a capacitance between Gate and Source/Drain when you are in accumulation mode. Though I could see a direct Cox capacitance between Gate & Bulk.



    •   AltAdvertisement

        
       

  6. #6
    Advanced Member level 2
    Points: 5,318, Level: 17
    Achievements:
    7 years registered

    Join Date
    Feb 2008
    Posts
    504
    Helped
    170 / 170
    Points
    5,318
    Level
    17

    Re: MOS capacitor when Vgs is -ve

    Usually, accumulation layer formed by holes (in nMOS transistor) is not called a "channel" - a channel is something that allows a current flow between source and drain.

    When AC signal is applied to the gate, capacitive current for an MOS transistor in accumulation region will flow mostly to the bulk, so gate capacitance will be determined (mostly) by Cgb - gate to bulk / substrate capacitance.
    There may be some capacitive current flowing form the gate to source / drain - through overlap capacitance, or gate to source/drain contact capacitance (high in scaled technologies, and especially - in FinFETs!), or through bulk-to-source/drain capacitance.
    So Cgd and Cgs, while being lower than in inversion region, are not zero.



--[[ ]]--