+ Post New Thread
Results 1 to 12 of 12
  1. #1
    Newbie level 4
    Points: 86, Level: 1

    Join Date
    Feb 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    LDO Voltage Regulator

    I want to Design an LDO with voltage 1.5 V and load current of 100 mA. I am not able to decide

    1. what value of output capacitance will be good and if I will need a bypass output capacitor.

    I am using input of 1.2 V. If I use ceramic type capacitor,

    2. what is the ESR value. Kindly help me with capacitor value and corresponding ESR and ESL values . I am thinking of driving the Pmos as pass transistor using single stage op-amp and a source follower stage.

    3. Also what value of Quiescent current will be okay?

    If you can provide some reading material link for these, it would be even better.
    Thankyou

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 74,710, Level: 66
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    15,151
    Helped
    3448 / 3448
    Points
    74,710
    Level
    66

    Re: LDO Voltage Regulator

    Hi,

    I am using input of 1.2 V
    Then the "1.5V" is the ouput voltage?
    If so, then you canīt get this with an LDO, becaue an LDO has less ouput votage than input voltage. --> You need some kind of step up converter.

    There are tons of explanations about ESL and ESR. Did you go through them? Give us the link to the one you used for further discussion.

    Itīs not clear to me wether you want to design your own IC or you want to build a circuit with discrete parts.

    Klaus
    Please donīt contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



  3. #3
    Newbie level 4
    Points: 86, Level: 1

    Join Date
    Feb 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    Re: LDO Voltage Regulator

    Sorry, I actually meant I am using this Click image for larger version. 

Name:	IMG_20190208_214127_01.jpg 
Views:	14 
Size:	488.4 KB 
ID:	151039.

    I am using opamp and the inverting terminal is given 1.2V and opamp is driving PMOS whose source is at 1.8V. The output voltage required is 1.5V and is fed back to non inverting terminal of opamp. I hope you got this architecture. I want to know what output capacitance will be okay and ESR.

    I know how ESL and ESR affect the circuit. I am not able to find actual values as I am not sure about what size of capacitance I must use and ESR will depend on size and I need help deciding the size and if I need to add bypass cap at output too.

    I want to design a circuit with discrete parts.



  4. #4
    Super Moderator
    Points: 74,710, Level: 66
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    15,151
    Helped
    3448 / 3448
    Points
    74,710
    Level
    66

    Re: LDO Voltage Regulator

    Hi,

    I want to design a circuit with discrete parts.
    I see no benefit in this. Itīs your decision.

    Circuit:
    Look for a tutorial that shows a proven circuit and how to calculate the values.

    BTW: All needs to be well considered: OPAMP, MOSFET, Rs and Cs.

    Itīs not that simple without tutorial.

    You should be rather experienced without dedicated tutorial.
    I recommend to use a good simulation tool.

    Klaus
    Please donīt contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



    •   AltAdvertisement

        
       

  5. #5
    Advanced Member level 5
    Points: 18,825, Level: 33
    Achievements:
    7 years registered
    crutschow's Avatar
    Join Date
    Feb 2012
    Location
    L.A. USA Zulu -8
    Posts
    3,633
    Helped
    864 / 864
    Points
    18,825
    Level
    33

    Re: LDO Voltage Regulator

    That circuit will likely oscillate without added compensation, due to the added loop gain from the MOSFET.
    I suggest you simulate the design before you build, with a Spice simulator such as LTspice, looking at both the transient response and the AC Bode plot.
    Zapper
    Curmudgeon Elektroniker


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  6. #6
    Newbie level 4
    Points: 86, Level: 1

    Join Date
    Feb 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    Re: LDO Voltage Regulator

    I am aware of oscillations and that it is difficult but all I want to know is good output capacitance value to start with and I will use bypass capacitance. iI will also add additional zero to improve phase margin. I have access to cadence spectre and am doing this to learn some difficult circuits as i am good with basic and have done some. can someone just give link to some good tutorial about LDO preferably video tutorial. Suggest some decent output cap and esr if you can?



  7. #7
    Advanced Member level 5
    Points: 49,830, Level: 54
    Achievements:
    7 years registered
    Audioguru's Avatar
    Join Date
    Jan 2008
    Location
    Toronto area of Canada
    Posts
    8,662
    Helped
    2022 / 2022
    Points
    49,830
    Level
    54

    Re: LDO Voltage Regulator

    Where will you find a P-channel Mosfet that works with such a low Vgs voltage? Or is the opamp powered so that it can drive the Mosfet gate to a negative voltage?
    You forgot to say how much output current you want.



  8. #8
    Newbie level 4
    Points: 86, Level: 1

    Join Date
    Feb 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    Re: LDO Voltage Regulator

    I have mentioned that the current is 100mA and the PMOS gate is driven by Opamp and source can be at 1.8 or higher. I don't see keeping PMOS in saturation a Problem with Vg>.8 V and VS=1.8V and Vd =1.5 V. Vth of low threshold voltage variant pMOS is around -400 mv.



  9. #9
    Advanced Member level 5
    Points: 9,710, Level: 23
    d123's Avatar
    Join Date
    Jun 2015
    Posts
    1,717
    Helped
    401 / 401
    Points
    9,710
    Level
    23

    Re: LDO Voltage Regulator

    Hi,

    Hope this is the kind of stuff you're after, it may be a bit basic for you, not sure. Have fun reading!
    Linear and Switching Voltage Regulator Fundamental Part 1 snva558 TI.pdf
    Pass transistor info.rar


    2 members found this post helpful.

  10. #10
    Advanced Member level 5
    Points: 38,991, Level: 48

    Join Date
    Mar 2008
    Location
    USA
    Posts
    6,302
    Helped
    1836 / 1836
    Points
    38,991
    Level
    48

    Re: LDO Voltage Regulator

    You should start from the load and work backward.
    Until you know how the outside world will "challenge"
    the circuit, you know nothing useful.

    Load I, V (w/ worst case supply corners) sets the
    pass FET attributes. Load dynamics and pass FET
    attributes determines what the error amplifier (to
    include pass FET drive buffer if any) has to be able
    to source, sink, slew. Error amplifier design rolls into
    reference accuracy as an offset adder, offset includes
    mismatch and gain error. See?


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  11. #11
    Newbie level 4
    Points: 86, Level: 1

    Join Date
    Feb 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    Re: LDO Voltage Regulator

    Yeah. Actually, I was looking at various data sheets to find what value of Output and bypass capacitor and ESR to use for simulations. I didnt find anything very useful but got basic ideas how to go about the problem. Thankyou all :)



  12. #12
    Newbie level 2
    Points: 2,207, Level: 10
    Achievements:
    7 years registered

    Join Date
    Feb 2007
    Posts
    2
    Helped
    0 / 0
    Points
    2,207
    Level
    10

    Re: LDO Voltage Regulator

    If you have pen and paper and a simulator I don't understand why you insist so much in being given a specific capacitor value to start with. You can just sweep reasonable values and see for yourself.

    In any case, as it's been said before, you shall start from your specification back into device sizing. You mention 100mA of load current, I assume this is average DC. What type of load will you be driving? Is this a digital load with average DC of 100mA? If so, you will see very large current peaks and the output and you need to define what undershoot is allowed for your application. A simple Cdv/dt calculation would give you the answer. From there, you can calculate your ESR to achieve stability without compromising dynamic large signal response.

    There are hundreds of good papers out there discussing this topic, just search in the Texas Instruments website and you'll find more than enough information.

    Also, the simulator is there for a reason, it doesn't cost you a thing to play with it a bit... your electricity bill won't go any higher by running some parametric sweeps.



--[[ ]]--