Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to make a better design for this SMPS post regulator filter circuit?

Status
Not open for further replies.
FvM said:
The power supply of interest is Traco TML series, and of course current limited. Furthermore, output ripple is specified not to exceed 100 mVpp wideband, so the assumed 1V ripple voltage is just pointless. Low frequency ripple in the 100 Hz range will be probably below 1 mV, and as previously mentioned, you shouldn't expect the SMPS to sink current, the output rectifier can't.
Click to expand...
Yes, you're right. With the integrator in the loop, the low frequency disturbances are greatly reduced. High frequency disturbances too.

The OP should concentrate on frequencies around the crossover with noise input not exceeding the specified 100mV. Obviously, the SMPS model needs improvement.

Knowing the converter topology could give a direction on where the crossover frequency might be.
 

Dear all,

Here is my final version:

kukd.png

I also attached a rar file where I put the asc file for you to run if you use LTspice.

These mortification came after I read this document.

I used this diagram except with a different LDO.

Let me know if you have any input to this filter. I have added the asc file if you would like to simulate or modify.

Thanks
 

Attachments

  • testFilterSMPS.rar
    956 bytes · Views: 72

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top