Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Duty cycle corrector

Status
Not open for further replies.
M

msp1996

Newbie level 2
Joined
Feb 6, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Hi,

I have implemented a duty cycle corrector with analog feedback, I am getting some glitches in my output corrected clock, what may be the reason, ill have provided the paper link on which I implemented. Please help me out.

https://ieeexplore.ieee.org/document/7294695

Thanks,
msp
 

The link is not working for unregistered users :-?
Please provide more details about your circuit, OpCons & issues observed...
 

hi,

I have attached the implemented circuit, Capture1.PNG
in output its not able to correct the duty cycle.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top