Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Report detailed area in Design Compiler/ Cadence Innovus

Status
Not open for further replies.
O

oAwad

Full Member level 2
Joined
Feb 15, 2017
Messages
136
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
1,312
If I'm using Design Compiler + Cadenece Innovus to synthesis and place&route a structural design, how to report the area and percentage that each block (structure) takes from the total design area? I'd like to determine the area that each block consumes so that I optimize it first. Any info. how to do this in either tool would be helpful.
Thanks
 

oAwad said:
If I'm using Design Compiler + Cadenece Innovus to synthesis and place&route a structural design, how to report the area and percentage that each block (structure) takes from the total design area? I'd like to determine the area that each block consumes so that I optimize it first. Any info. how to do this in either tool would be helpful.
Thanks
Click to expand...

you need to report area hierarchically, that's all. just use report_area without any arguments and it should give you the data you need.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top