Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Unable to allocate all 2GB of DDR4_PL in ZCU106

Status
Not open for further replies.

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Dear all,

I have a block design targeting a ZCU106 board.

I have used the Zynq UltraScale+ MPSoC to realize the Processing System and XDMA Bridge to PCI Express to implement PCIe.

I put a DDR4 SDRAM in the block design which is the DDR4_PL and I would like to allocate 2GB of memory to it. But I see in the Address Editor tab, that the maximum allowed memory cannot go beyond 512MB in the best case. Please see the attached photo of Address Editor. As you see, this DDR4_PL is ONLY seen by PCIe.


Screenshot from 2019-01-21 17-36-46.png


Can anoyonehelp me to overcome this problem and extend the DDR4_PL memory size?

Thanks in advance for your support.

Bests,

Daryon
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top