Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SAR logic design for 10-bit SAR ADC ?

Status
Not open for further replies.

Electric_Shock

Junior Member level 2
Joined
Nov 9, 2017
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
223
I have chosen a switching scheme for my 10-bit SAR ADC. But I am stuck at designing the sar logic control for DAC switch, comparator, S/H bootstrap switch. As shown in the picture is an example of 3-bit ADC. But my design is 10 bits and I need a synchronous SAR logic. I also review the knowledge of digital design for Moore, Mealy state machine, state table, stage assign,... that I learnt in undergraduate; however, the number of states here are so many while I have to design it in cmos and gate level in cadance. I also read many paper but they just show the circuit directly without explaining where it come from. Can you help me a straigtforward way to design it?
dac_switching.png
dac_wave.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top