Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Simulation in questa

Status
Not open for further replies.

ranayehya

Junior Member level 3
Joined
Apr 13, 2018
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
203
Hello, all!
I am working on top design module on Questa. The code is like
Code:
module top(
input wire ..
output reg ..);
reg..;
wire..;
When I run the simulation, It shows me the wires and registers defined between the brackets but registers and wires defined outside the module are not shown.
And the same goes to the instantiated sub modules.
Is there a way to show them in wave window?
Thanks!
 

You need to disable the optimizations.

You can use the vopt command with +acc switch without any arguments to enable visibility for the entire design, or you can the +acc switch followed by what you want to be visible in the hierarchy:
e.g. +acc+top+top.submodule

Or you can do this on the vsim command line with vsim -voptargs=+acc+top" mydesign

There are a number of switches to +acc that you can use to enable visibility for specific things.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top