Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Bump linearization technique

Status
Not open for further replies.
S

student14

Member level 2
Joined
Sep 12, 2018
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
428
Hello

Can some one help me in understanding the bump linearization technique. How it improves linearity. I have the figure attached. It says it linearizes the OTA but I cant understand how. Its says near the origion it linearizes the transfer characteristics

3-Figure2-1.png
 

The center branch with two transistor B. They are used for linearity improvement. Working of this transistor I cannot understand.
 

I see many papers explaining bump linearization in detail. You may also visualize it's working in a simulation.

To give the basic idea, a differential pair has highest gain with zero input, the bump circuit reduces it by drawing off more bias current from the pair in the origin and less with rising input differential voltage.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top