Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock gate set up and hold checks

Status
Not open for further replies.

mailsrikanth007

Newbie level 5
Joined
Oct 11, 2008
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
Hi,

In my design we have a clock mux whose select line is driven by positive edge trigerred flip-flop. I know that its difficult to meet hold check in such scenario because hold check will be done from launch edge to next half cycle edge.

In that case if I do an MCP of 2 on setup and MCP 1 on hold from the flip-flop which drives the select line how will the timing arc be affected? Will hold check be more relaxed then?

Please advise!
 

is the clock select expected to change during runtime or is it set before any meaningful operation begins? if the latter case, a false path could be enough.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top