Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timing analysis guidance

Status
Not open for further replies.
D

dayana42200

Junior Member level 3
Joined
Feb 9, 2018
Messages
31
Helped
0
Reputation
0
Reaction score
1
Trophy points
6
Activity points
315
Hi all.

Im using Xilinx ISE Design Suite 14.7 for my timing analysis using a constraint shown below.

NET "Clk" TNM_NET = "Clk";
TIMESPEC "TS_Clk" = PERIOD "Clk" 40 ns HIGH 50%;
OFFSET = IN 15 ns VALID 17 ns BEFORE Clk;
OFFSET = OUT 8 ns AFTER Clk;
Click to expand...

After PAR there were errors on the timing analysis based on the timing constraint above. Below shows some of the error example

2018-12-22_8-46-20.jpg

I need help and guidance based on the experience to improve the timing issue.

Thank you very much.

- - - Updated - - -

I add some timing analysis details for slack no .1

2018-12-22_9-06-45.jpg
 

10x the period you requested!?

Did you notice you have 632 levels of logic, there isn't a technology anywhere that can run at 25MHz with that many levels of logic.

You better show us your code you obviously didn't account for levels of logic between sequential elements anywhere in your code..
 

632 logic levels??? THAT sounds like a problem. I think you need some pipelining.

Oops, just saw Ads's post.
 

There should be some pipeline register stages in the systolic array.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top