Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are some effective ways to create a self checking Testbench without ref model

Status
Not open for further replies.
A

Aravind_Selvaraj

Newbie level 4
Joined
Mar 6, 2017
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
45
I am trying o create a TB for a certain digital design involving LUTs, Adders and memory blocks.

The requirement here is to create self checking TB without a reference model so that it improves reusability and does not require changes in RM for every minor design change.

Thanks in advance :)
 

The requirement here is to create self checking TB without a reference model so that it improves reusability and does not require changes in RM for every minor design change.
Click to expand...
What do you mean by a "reference model".

A TB should be such that it drives the DUT inputs such that the DUT functionality and stability is verified. A self checking TB should be intelligent enough to decide on the DUT outputs and generate PASS/FAIL status.
Just google 'self checking testbench' and read a couple of articles.

btw- this post should be at the FPGA or ASIC section.
 

Without some form of model, you cant create a self checking testbench. But a reference model may take one of several forms - it could be mode written in HDL, C, Matlab or any other language. It could be run in the testbench or externally. But without generating some form of expected results, you cannot have a self checking testbench.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top