Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulation of substrate integrated waveguide

Status
Not open for further replies.
A

abuzaid10

Junior Member level 1
Joined
May 17, 2016
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
153
Hi all
I want to simulate a substrate integrated waveguide (SIW) with and without microstrip taper to get the same results. What is the correct size of the waveport excitation for the SIW (I guess I will use "Zpi" under the characteristic impedance (Zo) column or maybe "Zwave")? should it be exactly between the two rows of vias or larger?

Also, for the second case (i.e., with microstrip taper), the waveport size should be now based on the microstrip line (i.e., ~5*w * >4h)?
I want to make sure the microstrip taper will not affect my S11 and S12 results.
Thanks.=!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top