Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate memristor crossbar in spice properly? (spice failed to instantiate)

Status
Not open for further replies.

melkord

Full Member level 3
Joined
May 18, 2018
Messages
150
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,751
I am trying to simulate a memristor crossbar array. But I found the sense margin is constant for 3x3 and 5x5. Theoretically, the sense margin should decrease with crossbar size.

In the graph, the result that the 1st readout is higher than the 2nd readout is as predicted by the theory.
I check the single device IV and it is the same like from the published paper.

Later I found out that the current on single device simulation is the same like the selected cell during the crossbar simulation. This is not correct.
It seems like the program fail to instantiate the devices.

This is result of a single device. paper: https://ieeexplore.ieee.org/document/6572343

Screenshot (87).pngScreenshot (88).png
 

I don't see question here, nor any material to support answering
one.

If you're getting current through something then it must have
been "instantiated" (inspecting the netlist would verify).

Not sure LTSpice is really your friend here, especially if you
are looking to process a veriloga model (LTSpice has its own
behavioral language, compatibility I suspect is less than total
(if any).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top