Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SiliconSmart clock gating cells

Status
Not open for further replies.

jiminization

Newbie level 6
Joined
Jan 17, 2018
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
80
Hi. I am using siliconsmart to generate liberty files. However, I am encountering an error in one of the cells. The tool cannot recognize the cell as clock-gating.
Is there any option so as to solve this?

Thanks a lot.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top