Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi!
I designed counter modulo 15, but i have a problem. Counter is counting 0,1,2,3,4,5,6,7,14, but it should count from 0 to 14. i don't know where i have a mistake. (i cannot use reset input).Could you help me?
This is no synchronous counter.
Synchronous counter means every DFF is running from the same clock.
****
Just build a synchronous binary counter.
Use FF with "synchronous_reset" and "clock_enable" input.
Build a binary comparator for "counter = 14" and feed it's output to all "FF synchronous_reset" inputs.
Klaus
Added: Sorry, just recognized you wrote "asynchronous". My answer is for "synchronous".
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
