Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PSRR peak at low frquency

Status
Not open for further replies.
A

akashqwe

Newbie level 1
Joined
Oct 12, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hi,
I have a single pole system.Ideally I expect one peak in the PSRR curve, at the Unity Gain Bandwidth freq. But I am getting two peaks, one at the low freq and the other at UGB. I can see similar behaviour in gian. can you someone explain this.
Thanks
 

Hi, post a schematic at least, otherwise I think nobody will answer this. ínormally I wouln't expect any peak. And post some simulation results, plots too.
 

Power supply rejection has two elements. One is the internal,
direct transfer function of d(OUT)/d(PS). The other is the
"outer loop" where AVOL fights the PS error "input" and tries
to null. The first is fast, direct; the second, slow and indirect
but the only one with any (helpful) gain. Slow loop PSRR works
well at DC and fades with increasing frequency, at roughly the
same slope as does AVOL (because AVOL is who's doing the
work).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top