Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bias current draw of Near-field comms chip?

Status
Not open for further replies.
T

treez

Guest
Bias current draw of Near fild comms chip?

Do you know what is the bias current draw of the ST25DV04K chip?
The datasheet doesnt seem to say.
We have it connected to a 3V3 rail (PCB not made yet though)

We wish to know bias current draw during when its..

a)...storing data in memory
b)...doing nothing
c)...receiveing an rf signal
d)...relaying data to a micro

ST25DV04K
https://www.st.com/resource/en/datasheet/st25dv04k.pdf
 

Re: Bias current draw of Near fild comms chip?

Hi,

is some of that info. on page 133/table 207 onwards and things like point d) would need to be calculated (like a duty cycle)?
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top