Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power Gating Cells in SAED32/29 EDK

Status
Not open for further replies.
M

mumichang

Newbie level 4
Joined
Jul 28, 2018
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
42
I noticed that power gating cells are in the standard cell library (lvt). Can we use them in verilog level? If you know about how to use them, can you please share your experience or good references? Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top