Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NC verilog schematic to verilog

Status
Not open for further replies.

jiminization

Newbie level 6
Joined
Jan 17, 2018
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
80
I am using the Virtuoso NC-Verilog to convert my schematic to a verilog netlist. However, some of my instance name were renamed.
It uses the prefix "Inst_" instead of the name in the schematic. This causes some errors when I apply the sdf in this netlist.
How can I retain the name in the schematic? Thank you
 

I am using the Virtuoso NC-Verilog to convert my schematic to a verilog netlist. However, some of my instance name were renamed.
It uses the prefix "Inst_" instead of the name in the schematic. This causes some errors when I apply the sdf in this netlist.
How can I retain the name in the schematic? Thank you

You can always rely on an external tool to do a search and replace, perhaps with regex even.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top