Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is it possible to extract the netlist from bitstream ??

Status
Not open for further replies.

Sumathigokul

Member level 1
Joined
Aug 22, 2013
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
286
Hi All,

For my research purpose, I am in need of a tool that extracts netlist from Bitstream.

Is it possible to extract the netlist from the bitstream (.bit file) of all kinds of FPGAs?? I have read about the tool called “debit” tool proposed by Note et al. to generate the netlists from the bitstream. However, it seems that "debit" tool is not very reliable and does not support advanced families of Xilinx FPGAs (e.g. Ultrascale FPGAs). It is also unable to ***** encrypted bitstreams, which are more like to be used in mission-critical applications. Kindly suggest the solution in that case.

Thanks in advance.
 

Simple answer: no. The reverse engineering is known for old FPGA families only.
 

Why? Unless you're trying a reverse engineer a design, whats the use?
Many companies and FPGAs now have encryption to prevent tapping the bitstream.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top