Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is it possible to read-back from an already programmed FPGA?

Status
Not open for further replies.
S

Sumathigokul

Member level 1
Joined
Aug 22, 2013
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
286
Hi all,
Is it possible to read-back from an already programmed FPGA? If possible, kindly explain the technique with EDA-CAD tool support for this operation.
Thanks in advance.
 

It may be possible if the FPGA still has JTAG. See "readback" for xilinx devices.

readback is more common for designs that are in orbit. SEU events can change the logic on the device. Being able to detect changes to the fpga allows part/all of the device to be reprogrammed in a timely manner.
 

Well,

Depends what you mean.

Are we talking about SRAM FPGA's or FLASH FPGA's

Regards,
Wes
 

Yes,
Use EXAMINE operation for Altera devices in Quartus or Readback operation for Xilinx devices in iMPACT.
 

LeoK said:
Yes,
Use EXAMINE operation for Altera devices in Quartus or Readback operation for Xilinx devices in iMPACT.
Click to expand...

Hi,

Thank you for the answer. What about Actel or Microsemi devices??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top