Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Query about Logical Efoort

Status
Not open for further replies.
K

kaushikrvs

Member level 5
Joined
Jan 27, 2017
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
613
In the CMOS VLSI DESIGN book by Neil H E Weste, section 4.5.1 states that the logical effort is independent of the size of the transistors, the electrical effort is dependent on sizing? I believe logical effort is dependent on transistor sizing? Can you guys help me with this ?
 

Mmmmm ... how the logical performance depends on the size of the transistor?
Lets say you have an inverter. The sizes of the pmos/nmos transistors will affect the electrical parameters, like transistion time, delay .. etc... but however you change the sizes it will be an inverter.. and it's logical function will be invertion.
Correct me if I understand the question wrongly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top