+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Full Member level 2
    Points: 1,287, Level: 8

    Join Date
    Jun 2014
    Posts
    121
    Helped
    0 / 0
    Points
    1,287
    Level
    8

    Pynq: Python productivity for zynq

    Hello, what is your opinion about this:
    http://www.pynq.io/

    I have found on ebay kits around 240 euros. Does it worth to invest time and money on learning programming FPGA with python?

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 5
    Points: 36,630, Level: 46
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,692
    Helped
    1950 / 1950
    Points
    36,630
    Level
    46

    Re: Pynq: Python productivity for zynq

    I'm sure it's great for those that love it.
    So far, no python based fpga development systems have really caught on in industry though, afaik.

    But, why not give it a go


    1 members found this post helpful.

    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 5
    Points: 12,609, Level: 26
    Achievements:
    7 years registered

    Join Date
    Aug 2011
    Posts
    2,542
    Helped
    294 / 294
    Points
    12,609
    Level
    26

    Re: Pynq: Python productivity for zynq

    I think not.

    HDL is still the predominant way to design FPGAs.
    And If you intend on making a career out of it - it's a must.
    If you're a hardware engineer I suggest Verilog / System Verilog.
    Of course - understanding the basic design elements of a digital circuit is a prerequisite (MUX, DFF, RAM, etc...).

    But IMO joining a group of first adapters of some sort of a niche open source Python to Hardware venture, when you have zero experience & knowledge of how things actually work under the hood is a bad idea.

    If you're a software guy that simply wants to play with FPGAs - try Vivado HLS.
    https://www.xilinx.com/products/desi...sl-design.html

    But you'll never have the full understanding of how things really work until you design something in HDL.


    1 members found this post helpful.

--[[ ]]--