Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It depends on your circuit (low pass filter) and on your requirements (specifications).
Expect glitches at thd resistor string .... and errors caused by the glitches at the output.
Designers like if they don't have to depend on too much parameters, the delay between digital lines is one of them. The race condition between the data lines is unpredictable, could cause analog hazards, so the latches are very recommended.
These are not just simple glitches, they can be very high. An example, when an 8bit data changes from 01111111 to 10000000. The difference should be an LSB but if the MSB changes first, there will be a full-scale output value for a moment.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
