Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

capacitivity coupled coil simulation in HFSS @ 1MHz

Status
Not open for further replies.
Sorry, I didn't look at the drawing. Having two separated solderable pins suggests that the substrate has sufficient resistance. Parasitic capacitance should be negligible.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top