Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to design two stage op amp with n-mos input diff pair and I have one question,why the second stage of op amp is p-mos input common source and what can be if the socond stage is n-mos input common source?
The second stage is supposed to match the input load
current density at null so that Vds1=Vds2=Vds3. Any
other setup adds systematic mismatch (Vio, AVOL).
Besides this, putting a NMOS common-source stage
after the Ndiff/Pload pair will just not work right,
reliably. You would have a very hard time turning off
the common source NMOS except for a very limited
range of VIN+, as drain can go no lower than VIN+ - VTN.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.