Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
"Jog down" will do nothing for you because there will be
no electrical break in the top layer-under-etch, which is
what you are looking to create - segments small enough for
the gates attached to take the etch plasma charging current
at low enough current density that damage level is "tolerable".
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
