Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Technology node and min channel length

Status
Not open for further replies.
D

deveshkm

Member level 4
Joined
Jul 18, 2017
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
615
From the brief survey on internet, I have come across a definition of technology node:
The half pitch distance between the metal 1 layers
****************

Further, for TSMC 65nm , the min. length is 60 nm
Till 250 nm node, the process node would be the min length possible.

Please clarify if this is correct. Kindly provide some authentic references
 

You want "correct", on stuff that's basically made up by Marketing
and becomes a sort of "consensus reality" by dint of everybody
blabbering about it circular fashion?

Good luck with that.
 

Technology node is the minimum available channel length in the process. 40 nm node means 40 nm transistor length available (may be only digital transistor)
65 nm means 65 nm length. If they have 60 nm length, they would have called it 60 nm node to sound better.
 

In the long past, the technology node used to be equal to minimum gate length (channel length), later one - to M1 half-pitch for DRAM version fo the technology, and starting from ~28nm node it is an abstract number that does not reflect the gate length at all.
Even different foundries have different node numbers to describe more or less the same technology node (e.g., 10 nm Samsung ~ 7nm TSMC).
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top