Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] DC loading Analysis for digital circuits

Status
Not open for further replies.
V

venkataphaniendrak

Newbie level 3
Joined
Apr 16, 2018
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
26
How to DC loading analysis for a digital circuit.

If we check Iih and Iil of the receivers met by the Ioh and Iol, is is sufficient.
 

Hi,

Generally yes...
What does the specification say?

Klaus
 

Modern circuits generally have no DC loading. This was not
the case in the days of xxTTL logic. Now loading is almost
always capacitive when you are talking logic, and affects
rise/fall times (hence delay) mostly.

Receivers as in transmission line, tend to have a highish
Zin set in design to be tolerable relative to the line
termination impedance at some declared max fanout /
party line number. For example you'll see 10K inputs
on RS-422 receivers for that 100-ohm system, which
says FO=10 is 10% error, which ought to be acceptable
as regards ringing / staircasing).

You probably want to work toward a VOH>VIH, VOL<VIL
loaded analysis as input sensitivity / noise margin specs
tend to be on a voltage basis.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top