Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Common gate simulation

Status
Not open for further replies.
C

CAMALEAO

Full Member level 4
Joined
Jul 29, 2016
Messages
201
Helped
2
Reputation
4
Reaction score
2
Trophy points
18
Activity points
1,868
Hi people,

I have a question regarding the common-gate amplifier.

How can I setup a common gate amplifier with a current source as a bias? And what are the condition to check if it is in saturation?

Regards.
 

Basic configuration using N-mosfet. (Not too different from common base
operation in transistors.) Gate is held to an unchanging bias level. An incoming signal is applied to the source leg, in such a manner that it changes the gate-source relative voltage. (Thus operation is similar to changing base-to-emitter voltage in a transistor.)

common gate operation N-mosfet basic comfig.png

Play with values to obtain a reasonable range of output. Saturation might be indicated when output goes to an extreme, either supply V or 0V gnd.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top