Hello, everyone!
I'm learning to use silvaco to simulate FETs. But while I use regrid to make a fine design of the structure, there is always extra region lines in it. Please see the picture. How could I avoid these lines?Click image for larger version. 

Name:	remesh4-8minc.png 
Views:	1 
Size:	54.6 KB 
ID:	147800