Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC metal density issue. How to fix it?

Status
Not open for further replies.

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
430
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,496
For layout, I have the drc error:

M1.R.1 { @ Min M1 area coverage < 30%
DENSITY M1xd < 0.3 PRINT M1_DENSITY.log
}


How can I auto fill metal? Thanks.

The environment is cadence6.16. Calibre 2013.
 

First, find out whether you have to. Some foundries want to
put down the fills themselves using in-house mask prep folks.

Then, if you are on the hook for it, look for cells in the layout
library like "DENSITY" or "FILL". They will probably be small,
maybe 2x2 contact, via1, ..., viaN with criss-crossed metal
strips and maybe some poly, N+, P+, active features for
those.

I like to make little multilayer poly/m1/m2/... capacitors and
use those to push up fill% while also getting some supply
decoupling inside the bondwires. Might as well make some
use of the "white space".
 
The fab should provide the dummy filling rule to do it automatically.
 
Is the DRC error at your top level cell?
 
The fab should provide the dummy filling rule to do it automatically.

Depends on the foundry and on the complexity of the rules. Old technologies can be filled by the user without much hassle. Newer ones are too tough, external scripts are required.
 
I do not start the top level DRC, thanks.
 

Metal density errors can be ignored until you run your top level cell.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top