ngox
Member level 2
I've used Cadence Virtuoso for many years, but am somewhat new to Verilog or systemVerilog integration into this tool.
I've currently written a module sort of in this format (I've simplified it here):
where module ABC is calling on module XYZ. From reading around, it seems like this would be the way to call another module, right? I've tried to place an equivalent symbol of ABC into a schematic along with some instances from analogLib and ahdlLib, and then specified the used formats using a config file. However, when I netlist and run using AMS as the simulator, it seems like nothing is happening. I don't get errors, but no waveforms are ever saved or plotted even though I've specified them in the Outputs section in ADE-L.
I feel like I'm missing something super obvious here, so any help would be greatly appreciated! I've tried reading a couple of tutorials online but still haven't been able to figure this out.
I've currently written a module sort of in this format (I've simplified it here):
Code:
module ABC (input x, output y);
XYZ I0 (.i(x), .o(y));
endmodule
module XYZ (input in, output out);
assign in = out;
endmodule
where module ABC is calling on module XYZ. From reading around, it seems like this would be the way to call another module, right? I've tried to place an equivalent symbol of ABC into a schematic along with some instances from analogLib and ahdlLib, and then specified the used formats using a config file. However, when I netlist and run using AMS as the simulator, it seems like nothing is happening. I don't get errors, but no waveforms are ever saved or plotted even though I've specified them in the Outputs section in ADE-L.
I feel like I'm missing something super obvious here, so any help would be greatly appreciated! I've tried reading a couple of tutorials online but still haven't been able to figure this out.