Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Non clock cells on clock path

Status
Not open for further replies.
S

stanford

Full Member level 2
Joined
Feb 16, 2014
Messages
132
Helped
4
Reputation
8
Reaction score
6
Trophy points
1,298
Activity points
2,223
Why should we not use non clock cells on clock path?
 

stanford said:
Why should we not use non clock cells on clock path?
Click to expand...

Clock buffers and clock inverters are usually balanced optimally for a better clock distribution. Other cells like muxes are optimized for avoiding glitches. Lots of good reasons not to use conventional cells.
 

ThisIsNotSam said:
Clock buffers and clock inverters are usually balanced optimally for a better clock distribution. Other cells like muxes are optimized for avoiding glitches. Lots of good reasons not to use conventional cells.
Click to expand...

1. Thanks, but I'm curious what characteristic of a clock cell make them better for clock distribution?

2. And how do you build muxes to avoid glitches?
 

stanford said:
1. Thanks, but I'm curious what characteristic of a clock cell make them better for clock distribution?

2. And how do you build muxes to avoid glitches?
Click to expand...

1. In the early days of CTS you wanted the clock to arrive to every flop at the exact same time. So you had to balance the rising and falling paths along the clock tree to make it happen. Nowadays this is less important as CTS tries to exploit clock skew on purpose.
2. Transistor order, essentially.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top