+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Newbie level 4
    Points: 293, Level: 3

    Join Date
    Feb 2017
    Location
    Nasipit, Talamban, Cebu City, Philippines
    Posts
    6
    Helped
    0 / 0
    Points
    293
    Level
    3

    How to Simulate Designs with L=50um

    Hello Everyone,

    I'm trying to simulate the Design from the paper in [1] using HSPICE. The attached are the sizes and schematic of the design.

    Click image for larger version. 

Name:	Sizes.PNG 
Views:	2 
Size:	28.2 KB 
ID:	147191Click image for larger version. 

Name:	schematic.PNG 
Views:	3 
Size:	36.2 KB 
ID:	147192

    In HSPICE the max limit for L is 20um but the design uses 50um. How do I simulate this in HSPICE?

    [1] L. Magnelli, et. al., "A 2.6 nW, 0.45 V Temperature Compensated Subthreshold CMOS Voltage Reference," IEEE J. Solid-State Circuits, vol. 46, no. 2, pp.465-474, Feb. 2011.

    Best Regards,
    rmanalo

    •   Alt13th June 2018, 07:20

      advertising

        
       

  2. #2
    Advanced Member level 5
    Points: 12,642, Level: 26
    pancho_hideboo's Avatar
    Join Date
    Oct 2006
    Location
    Real Homeless
    Posts
    1,853
    Helped
    506 / 506
    Points
    12,642
    Level
    26

    Re: How to Simulate Designs with L=50um

    Connect three MOSFETs of L=50um/3=16.7um in series.


    1 members found this post helpful.

    •   Alt13th June 2018, 10:38

      advertising

        
       

  3. #3
    Newbie level 4
    Points: 293, Level: 3

    Join Date
    Feb 2017
    Location
    Nasipit, Talamban, Cebu City, Philippines
    Posts
    6
    Helped
    0 / 0
    Points
    293
    Level
    3

    Re: How to Simulate Designs with L=50um

    Quote Originally Posted by pancho_hideboo View Post
    Connect three MOSFETs of L=50um/3=16.7um in series.
    thank you for the reply, correct me if I'm wrong but wouldn't that increase the minimum supply voltage? (I'm thinking connecting three MOSFETs in series would mean having three times the drain-to-source voltage) Additionally all the transistors operate in subthreshold region. I'm not sure about the operation of composite transistors in this region.



    •   Alt13th June 2018, 10:49

      advertising

        
       

  4. #4
    Full Member level 5
    Points: 2,273, Level: 11

    Join Date
    Nov 2013
    Posts
    296
    Helped
    64 / 64
    Points
    2,273
    Level
    11

    Re: How to Simulate Designs with L=50um

    Quote Originally Posted by rmanalo View Post
    I'm thinking connecting three MOSFETs in series would mean having three times the drain-to-source voltage
    Draw the layout of the 3 series transistor, you will see it is equivalent with one longer device, total Vds will be the same.
    Quote Originally Posted by rmanalo View Post
    Additionally all the transistors operate in subthreshold region. I'm not sure about the operation of composite transistors in this region.
    Not all of the series devices will operate in the same region, bottom devices will be in triode region, but the whole transistor will have very similar electrical properties as one long device.
    "Try SCE to AUX." /John Aaron/


    1 members found this post helpful.

  5. #5
    Advanced Member level 5
    Points: 35,804, Level: 46

    Join Date
    Mar 2008
    Location
    USA
    Posts
    5,758
    Helped
    1665 / 1665
    Points
    35,804
    Level
    46

    Re: How to Simulate Designs with L=50um

    You might check where this limit is imposed, there may
    be checkboxes (GUI) or flag-variables (SPICE) that will
    defeat the error checking. You could also"take the
    models private" and edit whatever is the problem -
    difference between L=20 and L=50 is probably benign,
    and could be sanity-checked in simulation.


    1 members found this post helpful.

--[[ ]]--