Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cooling SuperSO8 package

Status
Not open for further replies.

CataM

Advanced Member level 4
Joined
Dec 23, 2015
Messages
1,275
Helped
314
Reputation
628
Reaction score
312
Trophy points
83
Location
Madrid, Spain
Activity points
8,409
Hello everyone,

I am planning to use BSC117N08NS5 which is in a SuperSO8 package.

Max power it will dissipate is 1 W and I want heatsinking via PCB itself (PCB horizontal position). I see that Rth(ja)=50 K/W at 6cm^2 area.
I want to allow Tjunction=100ºC in a 25ºC ambient, so Rth(ja)max allowed is 75 K/W.

My question is, how do I know how the area influences the thermal junction-to-ambient resistance ? Is it a linear relationship ? Anyone can provide some docummentation/explanation ?

Thank you for your time !
 

Your selected device commanded cooling area is 6cm^2 with 75uM copper pad connected to drain. so the heat will transferred to
PCB copper pad and dissipate in to air, if more area more deipation

thermal-resistance-definition.png


Referance
https://www.ti.com/lit/an/spra953c/spra953c.pdf
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
The posted formula is applicable for the vertical heat flow through an interface with limited thermal conductivity, e.g. an insulation washer. It does not describe the horizontal heat flow through a copper plane, the topic is beyond the scope of the quoted application note.


Obviously, you have an (inverse) linear relation between copper area and thermal resistance as long as the finite horizontal conductivity can be ignored. Above this range, the thermal resistance is converging against a constant number. You can estimate the overall thermal resistance by a simplified discrete model of concentric rings.
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
I recognize post #2 formula as the standard conduction thermal resistance for heat flow through that surface.

I believe that is what I need because I did not understand what Infineon was saying with this (page 4, note 1):
"PCB is vertical in still air."

Does that reference the physical position of the PCB ? i.e. PCB is in vertical position ? Or that the flow of heat is vertical through the PCB and hence post #2 formula can be applied ?

Formula #2 can be applied no matter whether the PCB is in vertical or horizontal position. That is why I am wondering why Infineon is saying "PCB is vertical in still air".
Why vertical makes a difference with horizontal ?
 

I believe that is what I need because I did not understand what Infineon was saying with this (page 4, note 1):
"PCB is vertical in still air."
That's related to natural convection heat transfer. You find empirical formulas for various configurations in technical thermodynamics text books.

Vertical configuration is more effective due to hot air ascending and skimming along the surface.
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
Hi,

Related to the last line of the last post by FvM, have you noticed that routers are vertical these days, no longer horizontal?
 

Thanks... I was looking for some app notes that directly apply it to this electronic problem, surely a lot of people designed with such a package.

- - - Updated - - -

In other words, I was hoping that some app notes already used those formulas (with those coefficients) and obtained accurate results.
 

There are various examples of copper pour heatsinking for small SMD packages like DPAK in manufacturer datasheets.

Accuracy is relative. As the quoted formulas show, heat transfer coefficient is a function of height and temperature difference. To get the thermal resistance, you also have to put in copper plane thermal conductivity and the geometry.

May be someone knows a link to a calculation tool?
 

The post #1 transistor (Optimos5 technology) has the same package as the older Optimos3 technology (e.g. BSC057N08NS3G).

In the Optimos3 one, it is specified 62 K/W with minimal footprint area... so, the Optimos5 one must have the same.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top