Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is that possible to synthesize mixed (vhdl & verilog) design using DC?

Status
Not open for further replies.
K

kos8108

Newbie level 2
Joined
May 29, 2018
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22
Is that possible to synthesize mixed (vhdl & verilog) design using DC ?

Hello.
I'm currently working on a mixed design.

I'm going to finish verification until the simulation.

I'm trying to use DC for synthesis, but I don't feel it's a mixed design.

my design hierarchy is,
TB_TOP(verilog)
TOP(verilog)
1st_module(verilog)
sub_module(verilog)
2st_moudle(verilog)
sub_module(vhdl)
sub_module(verilog)
3st_moudle(verilog)
 

Re: Is that possible to synthesize mixed (vhdl & verilog) design using DC ?

Yes, providing you have the require licenses.
 

Re: Is that possible to synthesize mixed (vhdl & verilog) design using DC ?

kos8108 said:
Hello.
I'm currently working on a mixed design.

I'm going to finish verification until the simulation.

I'm trying to use DC for synthesis, but I don't feel it's a mixed design.

my design hierarchy is,
TB_TOP(verilog)
TOP(verilog)
1st_module(verilog)
sub_module(verilog)
2st_moudle(verilog)
sub_module(vhdl)
sub_module(verilog)
3st_moudle(verilog)
Click to expand...

yes, it is.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top