Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference in Delays of the same cells in best run and worst run

Status
Not open for further replies.

Stichi_1985

Newbie level 1
Joined
May 25, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hi All,

I have a path when timed in the best run has nominal cell delays of the Buffers but when timed in worst run the same Buffers have huge delays and driving a very long distance. This is at prects stage and its a low power design

Worst run slack :- -2911 ps
Best run slack :- -199 ps

What could be the reason for this difference in delays?


Thanks !!
 

Hi,

maybe there is a clock involved ..about 350MHz?

Klaus
 

This is a huge difference that would suggest something is wrong. Post the entire path with the delays of all elements and maybe the reason will become evident.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top