+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Member level 5
    Points: 701, Level: 5

    Join Date
    Sep 2016
    Posts
    80
    Helped
    1 / 1
    Points
    701
    Level
    5

    VHDL Design Verification

    What is the difference between the following VHDL Design Verifications.

    1- Pre-synthesis VHDL Design Verification
    2- Post-synthesis VHDL Design Verification
    3- Post-layout VHDL Design Verification

    The first (pre-synthesis) is very common and can be done by using ModelSim testbentch but how about the second and third ones ?

    •   Alt15th May 2018, 13:57

      advertising

        
       

  2. #2
    Advanced Member level 5
    Points: 35,989, Level: 46
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,580
    Helped
    1920 / 1920
    Points
    35,989
    Level
    46

    Re: VHDL Design Verification

    The second and third can be done in modelsim also - you're simulating a netlist against the same testbench.
    With FPGAs, people usually dont bother with 2 and 3 because they are slow and its usually just easier to finish (1) and then move directly to hardware. If you have good enough verification in 1, then assuming it met timing requirements in the compilation, then it should work. If it doesnt, you can always put chipscope/signaltap in there to find the problem.

    Usually, with good enough verification of your UUT, the errors will likely be in the interfaces around the UUT rather than in the UUT itself. This will probably come from a misinterpreted spec, or designs where "fudge factors" are needed to make things work (which should NOT be there in a well designed products - but they creep into designs when time pressures are put on products).



    •   Alt15th May 2018, 14:16

      advertising

        
       

  3. #3
    Member level 5
    Points: 701, Level: 5

    Join Date
    Sep 2016
    Posts
    80
    Helped
    1 / 1
    Points
    701
    Level
    5

    Re: VHDL Design Verification

    Thanks for reply. Regarding simulating a netlist against the same testbench which is second and third option. Do I need to run Synthesis and run Implementation in Design Tool for example Xilinx Vivado to get the required netlist which are needed to verify with testbench ?



    •   Alt15th May 2018, 15:24

      advertising

        
       

  4. #4
    Super Moderator
    Points: 28,821, Level: 41
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    6,599
    Helped
    1595 / 1595
    Points
    28,821
    Level
    41

    Re: VHDL Design Verification

    RTL - Behavioral simulation, uses your code
    Synthesis - Gate level simulations, uses netlist generated from your code
    Implementation - Gate level simulation, uses netlist from implementation tools (may be different from synthesis due to logic replication, retiming, etc) and a SDF generated from the timing of the implemented design.

    Both gate level simulations are slow and typically unnecessary unless you are dealing with a RTL simulation synthesis mismatch problem or a tool bug.


    1 members found this post helpful.

  5. #5
    Advanced Member level 5
    Points: 35,989, Level: 46
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,580
    Helped
    1920 / 1920
    Points
    35,989
    Level
    46

    Re: VHDL Design Verification

    Yes, you will need to run synthesis for a post synth netlist and implementation for a post-layout netlist.
    But why are you bothering? you'll probably spend more time getting it up and running than you could have being proper testing in stage 1 with work to test on the real hardware.

    Its only really ASIC design where (2) and (3) are more important. I think they were used more often in FPGAs in the past, but since PCs, Tools and Techniques have got better, the requirement and usefulnes of 2 and 3 has reduced (in 12 years, I havent run a single post synth or layout simulation).


    1 members found this post helpful.

    •   Alt15th May 2018, 16:01

      advertising

        
       

  6. #6
    Advanced Member level 4
    Points: 5,903, Level: 18

    Join Date
    Apr 2016
    Posts
    1,247
    Helped
    219 / 219
    Points
    5,903
    Level
    18

    Re: VHDL Design Verification

    Quote Originally Posted by TrickyDicky View Post
    Yes, you will need to run synthesis for a post synth netlist and implementation for a post-layout netlist.
    But why are you bothering? you'll probably spend more time getting it up and running than you could have being proper testing in stage 1 with work to test on the real hardware.

    Its only really ASIC design where (2) and (3) are more important. I think they were used more often in FPGAs in the past, but since PCs, Tools and Techniques have got better, the requirement and usefulnes of 2 and 3 has reduced (in 12 years, I havent run a single post synth or layout simulation).
    It's also less and less important for ASICs. My last design I couldn't even make the simulator load the entire netlist.
    Really, I am not Sam.


    1 members found this post helpful.

--[[ ]]--