+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Junior Member level 2
    Points: 551, Level: 5

    Join Date
    Jan 2016
    Posts
    23
    Helped
    0 / 0
    Points
    551
    Level
    5

    Signals in the verilog code not visible of Chipscope

    Hello all,
    I have written a code in Verilog and trying to simulate it using a booth multiplier. The simulation is working fine. I have many modules in my program. When i am trying to debug using chipscope, out of many signals, only 3 signals are visible on chipscope. Could anyone guide me on this? How can i see all my signals on chipscope?

    •   Alt8th May 2018, 14:01

      advertising

        
       

  2. #2
    Super Moderator
    Points: 28,821, Level: 41
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    6,599
    Helped
    1595 / 1595
    Points
    28,821
    Level
    41

    Re: Signals in the verilog code not visible of Chipscope

    If you are using ISE then use keep attribute on signals you want to connect in chipscope.
    If you are using Vivado, then use mark_debug attribute on anything you want to have in chipscope.

    Given you're trying to debug in Chipscope a design that "simulates" okay probably means you did not code your design properly and are having synthesis/simulation mismatches. As you refer to you code as a program...did you use a lot of for loops?

    I've almost never seen a design that correctly stimulates using a simulation testbench that fails to work on hardware unless there was a tool bug or some missing corner case that the testbench never checked.

    The times I've resorted to using chipscope have always been to determine a hardware/software integration problem or a system behaviour problem, but never to debug my HDL code.



--[[ ]]--