Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Importing FinFET models from hspice

Status
Not open for further replies.

V.Singh

Newbie level 3
Joined
May 6, 2018
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
23
I'm trying to simulate a basic 2 input nand gate using cmos and finfet but i'm currently facing problems in importing the model files.T he model files are from (ptm.asu.edu) .I tried to call the library so that it can automatically calculate vdd and fin thickness from the param.inc file. All the model files and code files are in the same directory.


Code:
*********************PTM Model*************

.include '32nm_bsim4.txt'
.include 'param.inc'
.lib ptm20lstp
***************parameters *****************

.param  Wn = 64n    
+       Wp = 160n   
+     Lmin = 32n    $ Technology node
+     Vmax = 0.9V   $ Nominal Voltage
+     Vmin = 0.0V


****** Supply Voltages *********************

vSupply vdd 0 Vmax
vGround vss 0 Vmin
.global vdd
.global vss
.global clk
************** Modules **********************

.subckt NOT A Abar
MPN1   Abar  A  Vdd  Vdd  PMOS  W=wp  L=Lmin
MNN1   Abar  A  vss  Vss  NMOS  W=wn  L=Lmin
.ends

.subckt NAND in1 in2 out
MPN1   out  in1  Vdd  Vdd  PMOS  W=wp  L=Lmin
MPN2   out  in2  Vdd  Vdd  PMOS  W=wp  L=Lmin
MNN1   out  in1  n001 Vss  NMOS  W=wn  L=Lmin
MNN2   N001 in2  vss  Vss  NMOS  W=wn  L=Lmin
.ends

.subckt NAND_finfet A B  out
XM1 out A N001 vss nfet 
XM2 N001 B vss vss nfet 
XM3 out vss Vdd Vdd pfet   
.ends NAND_finfet
 

... automatically calculate vdd and fin thickness from the param.inc file.

These two parameters aren't calculated - they will be given by parameter statements. The fin thickness can't be changed, it's fixed in the model file(s). vdd sometimes is fixed in a subcircuit file, if not, this parameter has to be stated by the user.
 

These two parameters aren't calculated - they will be given by parameter statements. The fin thickness can't be changed, it's fixed in the model file(s). vdd sometimes is fixed in a subcircuit file, if not, this parameter has to be stated by the user.

do i have to define another vdd for finfet ? do i need to include .pm files for nfet and pfet in the code? Aren't .pm files automatically imported from the .inc file ?
 

do i have to define another vdd for finfet ?
I can't find any vdd definition statement in your above code (if it isn't defined in your param.inc file - I don't have it). Just its instantiations are declared.

do i need to include .pm files for nfet and pfet in the code?
I think so.

Aren't .pm files automatically imported from the .inc file ?
If it contains the appropriate .include statements - sure.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top