Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Merging pin-tagged nets in Cadence

Status
Not open for further replies.

sci-fi_guy

Newbie level 4
Joined
Sep 9, 2017
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
Hi,

I have a schematic and layout in Cadence that includes multiple independent power lines. I created them on the schematic and used pins for these power lines. However, on the layout, I am experiencing some problems due to Cadence not recognizing those pins as vdd or gnd. Is it possible for me to force the pin-tagged nets to be be merged on the layout without actually creating a physical connection?

Thanks in advance.
 

Dependent on which licenses you have.

Do you mean to connect them during the physical verification (LVS)?

Or to a specific net inside the virtuoso environment?

For the LVS it depends on if you have calibre or assura or PVS - they all treat it slightly differently dependent on how the kits are set up.

For the virtuoso environment, you should be able to just modify the connectivity property (might have to dbCreateNet first).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top