Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] stability of pmos current mirror

Status
Not open for further replies.
chandlerbing65nm

chandlerbing65nm

Member level 5
Joined
Apr 5, 2018
Messages
80
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
709
hi edaboards!

I have a simple question. In a current mirror in the attached photo. The drain current from transistor M1 is mirrored to transistor M3, but the drain current from M3 is not stable due to channel length modulation. My question is how can I make the drain current of the current mirror in transistor M3 stable or independent of the channel length modulation? Thank you for answering my question .
 

Attachments

  • a-Class-AB-current-mirror-b-Proposed-current-mirror.png
    a-Class-AB-current-mirror-b-Proposed-current-mirror.png
    13.1 KB · Views: 99

Use cascode devices on both sides. Anyway, if connect M1 and M2 diodes in series the current variation will be high.
 

Cascode, Wilson, source degeneration are all things
to try, local care-abouts will indicate which one when
you simulate and compare layout areas. Putting it all
under a local LDO is another more complex solution.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top