Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference between -ntcnotchks and -notimingchecks

Status
Not open for further replies.

AaronYang

Newbie level 3
Joined
Jan 4, 2016
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
30
According to Gate-Level Simulation Methodology by Cadence:
"The -notimingchecks option turns off all timing checks. Because the timing checks have been turned off, any calculation of delays that would normally occur because of negative limits specified in the timing checks is disabled"
"You can use the -notimingchecks option to turn off all timing checks in your design. However, if you have negative timing checks in the design, this option also disables the generation of delayed internal signals, and you may get the wrong simulation results if the design requires these delayed signals to function correctly. "
Can any one specify what are these: "generation of delayed internal signals" and "any calculation of delays that would normally occur because of negative limits specified in the timing checks"?
It seems like these two things I don't understand can affect the result of the simulation if there is negative timing check(negative setup/hold) in the sdf file.
But I don't understand that why when we are not caring about the timing violations, thoes delays still matter.
Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top