Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Abutting transistors in TSMC65nm

Status
Not open for further replies.
P

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
356
Helped
22
Reputation
44
Reaction score
21
Trophy points
18
Activity points
3,059
Hello,

I am interested in abutting transistors in the TSMC 65nm CMOS process kit, like it is possible to do in IBM/Global Foundries CMOS kits for the purposes of interdigitating transistors for matching purposes.

I cannot seem to get it to work properly, is this a bug in the kit or am I doing something wrong.

Thanks.
 

Are you asking how to get transistors to abut in your layout tool?
 

Usually number of things are not managed by "automagic" scripts, so you have to do it manually. Run your Virtuoso XL and look for the abut command (should be an icon in one of the available toolbar).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top