Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementation in FPGA

Status
Not open for further replies.

subraml

Newbie level 4
Joined
Sep 16, 2004
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
62
hi
i want to write the verilog code for the array multiplication (3x3 with 3x3 and 1x3 with 3x3 ) without a multiplier only by using adder logic

matrix has some negative value also . matrix value is less than one only
Anyone could tell me how we can do the hardware implementation of this arry multiplication
 

You can have a look at the following link that has examples of multipliers:
http://www.csee.umbc.edu/help/VHDL/samples/samples.html

You can also refer to Computer Arithmetic books that have various multiplication algorithms.

There is also another site:
**broken link removed**
which has tools that produce multipliers but they are available upon request.
 

ok, i guess ur problem s towards implementation onto a hardware. if u have a static FPGA kit, then finish off the code in vhdl or verilog, find if they get synthesised and then use Webpack(Xilinx based FPGAs) to get them downloaded to the processor... i think could be done in a weeks' time if u are a beginner.

/cedance
 

you can refer to library or IP core.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top