Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Write leveling for single dram DDR3 device

Status
Not open for further replies.

Alosevskoy

Member level 3
Joined
Oct 11, 2011
Messages
55
Helped
19
Reputation
38
Reaction score
19
Trophy points
1,288
Location
Zelenograd (Moscow)
Activity points
1,634
Hi,everyone! :wink:
As I understood write leveling was introduced with DDR3 memory devices to compensate ck-dqs skew caused by fly-by routing topology.
My system uses only one dram device so I think there is no significant delays on ck/addr/cmd bus caused by fly-by topology.
Should I still perform write leveling or it could be skipped? DDR3 will function at frequencies about 400MHz.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top